Instruction Set Architecture Analysis

1775 Words4 Pages

Unit 4. Instruction Set Architecture (ISA) Introduction In this unit, you will learn about Instruction Set Architecture. This is the part of the central processing unit that is visible to the programmer who writes the compiler instructions. Each type of central processing unit is designed to understand a specific group of instructions called the instruction set. This set has an architecture known as instruction set architecture (ISA). An instruction set architecture (ISA) is the interface between the computer's software and hardware and also can be viewed as the programmer's view of the machine. It defines the codes that a central processor reads and acts upon. An interface is a shared boundary across which two separate components of a computer …show more content…

An instruction format or instruction code is a group of bits used to perform a particular operation on the data stored in a computer. Processor fetches an instruction from memory and decodes the bits to execute the instruction. Different computers may have their own instruction set. An instruction is normally made up of a combination of an operation code and some way of specifying an operand, most commonly by its location or address in memory. Some operation codes deal with more than one operand; the locations of these operands may be specified using any of the many addressing schemes. Different machines have different instruction set architectures. These architectures are differentiated from one another by the number of bits allowed per instruction (16, 32, and 64 are the most …show more content…

Figure 18 illustrates the relative addressing mode. Figure 4.5: Relative Addressing Mode; Adopted and retrieved from instruction set architecture and design available at http://www.slideshare.net/srisumandas/2instruction-set-architecture-design Auto increment Addressing Mode The content of the autoincrement register is incremented after accessing the operand. The automatic increment of the register’s content after accessing the operand is indicated by including a ( + ) after the parentheses. For example, the instruction LOAD (Rauto)‏+, Ri. This instruction loads register Ri with the operand whose address is the content of register Rauto. After loading the operand into register Ri, the content of register Rauto is incremented, pointing for example to the next item in a list of items. Figure 19 illustrates the autoincrement addressing mode. Figure 4.6 : Autoincrement addressing mode; Adopted and retrieved from instruction set architecture and design available at

More about Instruction Set Architecture Analysis

Open Document